Huy TQ, Bac DT, Trinh BD, Linh LTK, Hao HLH, Phan DP. Proposed Optimized Hardware Implementation for the S-box of the PRESENT Algorithm Using Combinational Logic Circuits . ISJ [Internet]. 2024Dec.19 [cited 2025May17];3(23):43-52. Available from: https://isj.vn/index.php/journal_STIS/article/view/1070