Hardware Trojan Detection Technique
Using Frequency Characteristic Analysis of Path Delay in Application Specific Integrated Circuits

Van Phuc Hoang, Thai Ha Tran, Ngoc Tuan Do, Hai Duong Nguyen

Abstract—Since the last decade, hardware Trojan (HT) have become a serious problem for hardware security because of outsourcing trends in Integrated Circuit (IC) manufacturing. As the fabrication of IC is becoming very complex and costly, more and more chipmakers outsource their designs or parts of the fabrication process. This trend opens a loophole in hardware security, as an untrusted company could perform malicious modifications to the golden circuit at design or fabrication stages. Therefore, assessing risks and proposing solutions to detect HT are very important tasks. This paper presents a technique for detecting HT using frequency characteristic analysis of path delay. The results show that measuring with the frequency step of 0.016 MHz can detect a HT having the size of 0.2% of the original design.

Keywords—Hardware Trojan; path delay, side-channel analysis, hardware security.

I. INTRODUCTION

HT is a malicious module inserted in the Integrated Circuits during design or fabrication processes. An HT consists of two parts by common, namely Trigger and Payload. The Trigger is the condition that HT changes from the inactive state to the active state. Payload executes the HT's function. Once inserted, HT can perform dangerous tasks such as Denial of Service, extract secret information or change behavior of the circuit... Detection and prevention are two main categories to protect embedded systems from the risk of HT [1, 2]. Prevention consists of modifying the original circuit during the conception phase to make a secure design, to assist another detection technique or to create a trusted production chain. On the other hand, detection includes techniques to determine whether or not HT is in the design. Classification of the existing HT detection techniques is shown in Fig.1:
Side-channel analysis (SCA) is considered as one of the most effective techniques to detect HT. In these methods, side-channel signals such as power, current, electromagnetic and delay are used for HT detecting. Typically, HT insertion results in the change of physical characteristic of circuits in some parameters. Hence, in SCA methods, these parameters can be used to detect HT by comparing with the golden circuit. The most common parameters used for detecting HT are power and delay. Also, in most of the techniques based on power, HT activation is necessary but it is not necessary when using delay [3]. Various delay-based detection methods are proposed as follows:

- A fingerprint is generated by measuring the delay and comparing it with a golden circuit fingerprint [4]. This method tries to generate the test vectors covering maximum outputs and uses them to measure the path delays. There is no hardware overhead, however, in complex circuits with a large number of inputs and outputs, measuring all path delays is difficult and takes a lot of time. Also, generating test vectors for all paths is complicated and it may not be able to cover all desired states.

- In the method using shadow register, some registers are placed beside the circuit registers with the same input as circuit registers and different clocks by different phases and use them to measure delay [5].

- Another method is proposed to use path delays to detect HT [6]. In this method, path delays in the $k$ shortest paths are measured and compared to the corresponding path in the golden circuit. Detection probability in this method depends on two factors: the number of measured paths and delay measurement precision. The results show that measuring the delays on 20 paths with an accuracy of 0.01 ns can detect more than 80% of Trojans. However, the main problem of this method is not flexible because it uses ISE reports (Timing Analyzer tool) to get delay paths [7]. Also, these reports only include information about paths from input to output signals.

These above mentioned methods focus on timing characteristics. In this paper, we propose a new approach to detect HT using frequency characteristic analysis of path delay. This method will evaluate the difference in distance between points in during signal propagation. Normally, the clock frequency of the system is chosen so as not to generate errors during the working process. However, when the clock is being adjusted in increasing direction, a critical value will be obtained at which the error occurs. Comparing this critical value with the original reference that was tested and stored in the database, if any difference is observed, HT will be detected.

The remainder of this research is organized as follows. Section II introduces a proposed design for HT detection based on path delay. The structure of the database is illustrated in section III. Evaluation of the proposed method is done in section IV. Then, section V concludes the research.

II. PROPOSED DESIGN FOR HT DETECTION BASED ON PATH DELAY

A. Frequency characteristic of path delay

Fig.2 presents the voltage waveforms that explain the differences in path delays leading to differences in the critical frequency at the survey points. At $t = T_0$, three points $(i, j, k)$ have logic level of “0”. Then, the internal states will be changed according to the function of the design. Suppose that at $t = T_1$, these points have to be stable at logic level of “1”. Due to the path delays,
however, we have only \( k \) -th point that satisfies the requirement because \( T_k < T_i \). With \( i \) -th point, it has logic “0”. In this proposed method, we aim to determine frequency corresponding to the point on rising edge with a half of amplitude (\( t = T_j \), as shown in the third waveform).

![Fig.2. Frequency characteristic of path delay](image)

**B. Block diagram of the proposed HT detection method**

As one of the ChipScope Pro cores, ILA (Integrated Logic Analyzer component) can be used to monitor any internal signal of a design. The ILA core includes many advanced features of modern logic analyzers, including Boolean trigger equations, trigger sequences, and storage qualification. There is a problem when using ILA with a script because not all the Chipscope Analyzer GUI behavior can be done with Tcl script. ChipScope Engine Tcl Interface provides Tcl scripting access to JTAG download cables using the communication library in the ChipScope logic analyzer engine. The purpose of the CSE/Tcl interface is to provide a simple scripting system to access basic JTAG, FPGA, and VIO (virtual input/output) core functions. The Tcl script can perform detecting the cable, downloading the bit file, submitting instructions through JTAG interface and VIO core function. But it cannot perform ILA function such as trigger condition setup, data capturing or exporting data [8]. The aim of this subsection is to design a new ILA called ILA_tiny with UART interface by VHDL language. ILA_tiny has simple features than the original ILA on Xilinx’s ChipScope.

![Fig.3. Connections between devices.](image)

Fig.3 shows the connections between devices in this method. Here, the PC changes output signal of Signal Generator (\( \text{clk}_{\text{ext}} \) for design in Board-Under-Test) and receives the desired data from Board-Under-Test whose block diagram is illustrated in Fig.4. Signals in the FPGA design are connected to the inputs of ILA_tiny, and those signals can be captured at design speeds. Before the design is implemented, the parameters of the core are selected, including how many signals to capture and how many samples can be captured. Required input signals of ILA_tiny include:

- **Conditions**: \( n-1 \) bits;
- **TriggerPorts**: \( n-1 \) bits;
- **DataPorts**: \( m-1 \) bits (\( m,n = 0,1,...,127 \)).

The **TriggerPorts** input is compared against a set of expected values known as match units in **Conditions**. If the match equations evaluate to true, then a trigger event occurs and data is collected and stored into trace memory.

\[
\text{TriggerPorts} = \text{Conditions}
\]  

(1)

Because of the difference in clocks between UART_control (\( \text{clk}_{\text{int}} \) is constant frequency) and ILA_tiny (\( \text{clk}_{\text{ext}} \) is a changeable frequency, it is used in Main_Design), the signals which connect of these components have to extend. Data and control bytes from PC are sequentially transmitted in the individual bits by the \( \text{rx}_{\text{in}} \) signal. They will be processed in UART_TX before sent to UART_control. When being transmitted, the desired data (\( \text{capture}_{\text{data}} \)) is divided into bytes, then pass through UART_TX and \( \text{tx}_{\text{out}} \) to PC. Note that the condition in Eq.(1) is only checked when the input signal from UART (\( \text{enable} \)) is high level. Also, \( \text{capture}_{\text{done}} \) will be a high level as an indicating signal to start sending in UART_control. At the end of the transmission, based on the clear signal, ILA_tiny is returned to the initialization state for the next cycle.
C. Algorithm of the proposed program

Algorithm of the main program is illustrated in Fig. 5, it is divided into three subprograms, where:

- $m$: total number of bits (or points) to check, in this research $m=128$;
- $i$: number of checked bits, default $i=0$;
- $j$: number of bits is being checked, default $j=0$;
- $f_0$: initial frequency;
- $\Delta f_0$: maximum of step frequency, default value: $\Delta f_0=4.096$ MHz;
- $f$: instantaneous frequency;
- $\Delta f$: instantaneous step frequency;
- $\delta f$: minimum of step frequency, default value $\delta f=0.016$ MHz.

Fig. 4. Block diagram of the proposed design

- **Change_Freq** is a subprogram to change the frequency of signal generator, determine the pair of values $(f, \Delta f)$. At the previous loop, assuming that the pair values of frequency and its step are $(f_{old}, \Delta f_{old})$. Choosing **Coarse_step** or **Fine_step** process will depend on $j$ - the number of bits is being checked. Then, $(f, \Delta f)$ is sent to the next subprogram called **RF_OUT**.

- In coarse_step process:
  
  + if $j=0$: step frequency will get previous value:
    \[
    \Delta f = \Delta f_{old} \tag{2}
    \]
  
  + if $j>0$: the new step value will be less than the old value four times:
    \[
    \Delta f = \frac{\Delta f_{old}}{4} \tag{3}
    \]
    and
    \[
    f = f_{old} + \Delta f \tag{4}
    \]
Fine_step process: step frequency will be changed based on bisection method:

\[
\Delta f = \frac{\Delta f_{old}}{2}
\]  

(F5)

- RF_OUT: this is a program to connect and control parameters on the signal generator. When the connection is successful, the required parameters from the PC will be sent, such as frequency, state, signal level, and so on.

- Check_Points: at each frequency, the PC sends capture_en command to Board_Under_Test, then receives 128 bits of the desired data. This operation is repeated 20 times. Then, it compares each bit of capture_data with reference data that was tested and stored in the database, if there are more than 10 different values and the process in Change_Freq is Fine_step, the number of checked bits will increment. When \( m \) bits are checked, the measurement results are saved to the database that will be used for evaluation.

III. STRUCTURE OF DATABASE

The block diagram of AES_128 is shown in Fig.7. This is a program that was written for Trojan benchmarks [9] and its architecture is the pipeline. The survey process will evaluate the difference in distance between points in one of the rounds. The selected round is random and can be changed. In this research, the first round is evaluated, so input and output signals are S0 and S1, respectively.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig7.png}
\caption{Block diagram of 128-bit AES core}
\end{figure}

\( Msg \) is selected as the pair of values \( Msg_0 \) and \( Msg_1 \) corresponding to the output of S1 contains all of bits 0 or all of bits 1 (Table 1). \( Msg_0 \) is used to set an initial value for registers and signals inside AES. For ILA_tiny, the Conditions input has a value equal \( Msg_1 \). Thus, when changing \( Msg \), the condition in Eq.(1) is satisfied. After two periods of the clock, S1 will contain all of the bits to 1 which is the desired data capture_data. The selected inputs of AES as follows:

\begin{align*}
\text{Key} &= "0011234556677889aaabcccddeeef" \\
\text{Msg} _0 &= "5aa6044e28ec2d1596cae34557eac82c" \\
\text{Msg} _1 &= "f8a89d615fe23b9a3ca0223df0615106"
\end{align*}

At each measurement, the corresponding critical values are saved. With a mathematical model, this result is represented in the form of a row vector, each element is the frequency corresponding to each bit of S1. To ensure the statistical properties, the survey process was carried out in \( N \) trials. Finally, the data set of measurement results is presented in the form of a matrix with a size of \( N \times 128 \).

\[
f = \begin{bmatrix}
f_0 \\
f_1 \\
\vdots \\
f_{N-1}
\end{bmatrix} = \begin{bmatrix}
f_{0.0} & f_{0.1} & \cdots & f_{0.127} \\
f_{1.0} & f_{1.1} & \cdots & f_{1.127} \\
\vdots & \vdots & \ddots & \vdots \\
f_{N-1.0} & f_{N-1.1} & \cdots & f_{N-1.127}
\end{bmatrix}
\]  

(6)

where:

\( f_i \): Row vector, its size is \( 1 \times 128 \) resulted in \( i \)-th trial.
\( f_{i,j} \): Element in row \( i \), column \( j \), it is presented critical frequency corresponding to \( j \)-th bit of \( S_1 \) in the \( i \)-th trial.

From (6), the HT can be detected based on the pair of values \((\mu_j, \sigma_j)\) for each bit, where:

- Mean value:
  \[
  \mu = \left[ \mu_0 \ \mu_1 \ \cdots \ \mu_{27} \right]
  \]
  \[
  \mu_j = \frac{1}{N} \sum_{i=0}^{N-1} f_{i,j}
  \]

- Variance:
  \[
  \sigma = \left[ \sigma \ \sigma \ \cdots \ \sigma \right]
  \]
  \[
  \sigma_j^2 = \frac{1}{N} \sum_{i=0}^{N-1} (f_{i,j} - \mu_j)^2
  \]

### TABLE 1. VALUE OF EACH TRANSFORMATION IN ROUND 1

<table>
<thead>
<tr>
<th>State</th>
<th>Use Msg_0</th>
<th>Use Msg_0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Msg</strong> (Initial state)</td>
<td>5a 2b 96 57</td>
<td>f8 5f 3c 20</td>
</tr>
<tr>
<td></td>
<td>a6 ec ca ea</td>
<td>a8 e2 a0 61</td>
</tr>
<tr>
<td></td>
<td>04 2d 3e 0b</td>
<td>9d 3b 22 51</td>
</tr>
<tr>
<td></td>
<td>4e 15 45 2c</td>
<td>61 9a 3d 06</td>
</tr>
<tr>
<td><strong>Key</strong> (Initial round key)</td>
<td>00 44 88 cc</td>
<td>00 44 88 cc</td>
</tr>
<tr>
<td></td>
<td>11 55 99 dd</td>
<td>11 55 99 dd</td>
</tr>
<tr>
<td></td>
<td>22 66 aa ee</td>
<td>22 66 aa ee</td>
</tr>
<tr>
<td></td>
<td>33 77 bb ff</td>
<td>33 77 bb ff</td>
</tr>
<tr>
<td><strong>S0</strong> (State at start of Round 1)</td>
<td>5a 6c 1e 9b</td>
<td>f8 1b b4 3c</td>
</tr>
<tr>
<td></td>
<td>b7 b9 53 37</td>
<td>a9 b7 39 bc</td>
</tr>
<tr>
<td></td>
<td>26 4b 49 26</td>
<td>bf 5d 88 bf</td>
</tr>
<tr>
<td></td>
<td>7d 62 fe d3</td>
<td>52 ed 86 f9</td>
</tr>
<tr>
<td>After SubBytes</td>
<td>be 50 72 14</td>
<td>41 af 8d eb</td>
</tr>
<tr>
<td></td>
<td>a9 56 ed 0a</td>
<td>56 a9 12 65</td>
</tr>
<tr>
<td></td>
<td>f7 b3 3b f7</td>
<td>08 4c c4 08</td>
</tr>
<tr>
<td></td>
<td>ff aa bb 66</td>
<td>00 55 44 99</td>
</tr>
<tr>
<td>After ShiftRows</td>
<td>be 50 72 14</td>
<td>41 af 8d eb</td>
</tr>
<tr>
<td></td>
<td>56 ed a9 a9</td>
<td>56 a9 12 65 56</td>
</tr>
<tr>
<td></td>
<td>3b f7 f7 b3</td>
<td>c4 08 08 4c</td>
</tr>
<tr>
<td></td>
<td>66 ff aa bb</td>
<td>99 00 55 44</td>
</tr>
<tr>
<td>After MixColumns</td>
<td>c0 84 0c 00</td>
<td>3f 7b f3 3f</td>
</tr>
<tr>
<td></td>
<td>39 6c f5 28</td>
<td>c6 63 0a d7</td>
</tr>
<tr>
<td></td>
<td>34 52 f8 16</td>
<td>cb ad 0f e9</td>
</tr>
<tr>
<td></td>
<td>78 0f b4 4b</td>
<td>87 f5 4b b4</td>
</tr>
<tr>
<td>AddRoundkey</td>
<td>c0 84 0c 00</td>
<td>80 86 0c c0</td>
</tr>
<tr>
<td></td>
<td>39 6c f5 28</td>
<td>39 6c f5 28</td>
</tr>
<tr>
<td></td>
<td>34 52 f8 16</td>
<td>34 52 f8 16</td>
</tr>
<tr>
<td></td>
<td>78 0f b4 4b</td>
<td>78 0f b4 4b</td>
</tr>
<tr>
<td><strong>S1</strong> (State at start of Round 2)</td>
<td>00 00 00 00</td>
<td>ff ff ff ff</td>
</tr>
<tr>
<td></td>
<td>00 00 00 00</td>
<td>ff ff ff ff</td>
</tr>
<tr>
<td></td>
<td>00 00 00 00</td>
<td>ff ff ff ff</td>
</tr>
<tr>
<td></td>
<td>00 00 00 00</td>
<td>ff ff ff ff</td>
</tr>
</tbody>
</table>

IV. HT DETECTION RESULTS

In order to evaluate the impact of HT in FPGAs, we need to keep the same placement and routing between the golden and HT infected circuits. Hence, the only difference between them is the logic utilized for implementing the HT logic. Chip Planner in Altera Quartus II and Xilinx FPGA Editor in Xilinx ISE/Vivado Suites are two basic tools that can insert HTs without modifying the designed routing. There are four main steps to implement HT with Xilinx FPGA Editor tool [10]:

1) Perform Synthesize, Translate, Map, Place & Route steps for the original circuit.
2) Extract the Native Circuit Description (NCD) file which contains the logic, placement & routing information of the original circuit as the golden model.
3) Using the FPGA Editor to insert HT in unused LUTs and slices of FPGA with the NCD file, manually or by a script.
4) Generate bit files for both original and HT infected designs with FPGA Editor.

With this method, we can ensure that the placement and routing of the original circuit are the same in both golden and HT infected circuit. We explain how to add HT in the third step as follows:

**Create Trigger component of HT:**
- Randomly select an unused LUT, denoted by LUT_A;
- Select signals related to Round 1, assume that two selected signals are \( net_1 \) and \( net_2 \). These nets are routed to \( in_1 \) and \( in_2 \) of LUT_A;
- Change the function of LUT_A so that HT is not activated.

**Create Payload component of HT:**
- Randomly select a used LUT in Round 1, denoted by LUT_B. Note that LUT_B has at least a free pin.
- Connect \( out_A \) to \( in_B \), then changing LUT_B's function.
In this work, two selected nets are S0[126] and S0[125]. There is only an OR gate in LUT_A. From Table 1, \( in_B \) is always “True” when MSG is either \( Msg_0 \) or \( Msg_1 \). LUT_B’s function is given by:

\[
out_B = f(B).
\] (11a)

When adding the \( in_B \) into LUT_B’s pin, its function is modified so that the value of output is not changed. Here, an AND gate is used:

\[
out_B = f(B) \text{ AND } in_B.
\] (11b)

**TABLE 2. CRITICAL FREQUENCIES OF S1[0:1] (MHz)**

<table>
<thead>
<tr>
<th>Trials</th>
<th>S1[0]</th>
<th>S1[1]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Without HT</td>
<td>With HT</td>
</tr>
<tr>
<td>1</td>
<td>416.970</td>
<td>417.513</td>
</tr>
<tr>
<td>2</td>
<td>417.225</td>
<td>417.587</td>
</tr>
<tr>
<td>3</td>
<td>417.102</td>
<td>417.442</td>
</tr>
<tr>
<td>4</td>
<td>417.098</td>
<td>417.472</td>
</tr>
<tr>
<td>5</td>
<td>417.093</td>
<td>418.066</td>
</tr>
<tr>
<td>6</td>
<td>417.630</td>
<td>418.002</td>
</tr>
<tr>
<td>7</td>
<td>417.789</td>
<td>418.334</td>
</tr>
<tr>
<td>8</td>
<td>416.971</td>
<td>417.852</td>
</tr>
<tr>
<td>9</td>
<td>417.234</td>
<td>417.705</td>
</tr>
<tr>
<td>10</td>
<td>417.005</td>
<td>417.972</td>
</tr>
</tbody>
</table>

**TABLE 3. CRITICAL FREQUENCIES OF S1[126:127]**

<table>
<thead>
<tr>
<th>Trials</th>
<th>S1[126]</th>
<th>S1[127]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Without HT</td>
<td>With HT</td>
</tr>
<tr>
<td>1</td>
<td>356.569</td>
<td>357.119</td>
</tr>
<tr>
<td>2</td>
<td>356.319</td>
<td>357.097</td>
</tr>
<tr>
<td>3</td>
<td>357.156</td>
<td>357.100</td>
</tr>
<tr>
<td>4</td>
<td>356.513</td>
<td>357.150</td>
</tr>
<tr>
<td>5</td>
<td>356.514</td>
<td>357.482</td>
</tr>
<tr>
<td>6</td>
<td>356.568</td>
<td>357.409</td>
</tr>
<tr>
<td>7</td>
<td>357.409</td>
<td>357.381</td>
</tr>
<tr>
<td>8</td>
<td>357.281</td>
<td>357.378</td>
</tr>
<tr>
<td>9</td>
<td>357.005</td>
<td>357.474</td>
</tr>
<tr>
<td>10</td>
<td>356.622</td>
<td>357.059</td>
</tr>
</tbody>
</table>

**Fig. 9. Distributions of the critical frequencies corresponding to path delays**

**Fig. 10. Using frequency characteristc combined with fingerprint**

In this research, the Board_Under_Test is Sakura-G board and the signal generator is Rohde & Schwarz SMBV100A [11, 12]. In our implementation, the size of the genuine and infected circuit is 626 and 627 slices, respectively. This information is presented in Xilinx’s reports or the number of slices in FPGA Editor. So, we have an infected circuit with HT of size 0.2% of the original one. Fig. 9 is the normal distributions of the critical frequencies corresponding to the benchmark circuits S1[0], S1[1], S1[126] and S1[127].

In addition, combining fingerprints can be a solution to determine whether or not HT is in the design. Firstly, this method finds the smallest critical frequency. Then, fingerprint is a set of differences between the remaining points and this frequency. We can see that the fingerprints of the two circuits are nearly overlapping (Fig. 10a), the difference is more evident with the segment in Fig. 10b.
IV. CONCLUSION
This paper presented the new technique to detect HT using frequency characteristic analysis of path delay. The preliminary hardware implementation results in the FPGA platform have clarified the feasibility of the proposed method. Similar to other SCA based detection methods, the experiment’s conditions are constant or negligibly changed, such as temperature, the accuracy of frequency, and so on. In future work, we will improve the proposed method to achieve better results with more detail analysis.

ACKNOWLEDGMENT
This work is funded by the research project under grant number HNQT/TKCG/04.20.

REFERENCES

ABOUT THE AUTHORS

PhD. Associate Professor
Van Phuc Hoang

Workplace: Deputy Head, Department of Microelectronics & Microprocessing, Le Quy Don Technical University.
Email: phuchv@lqdtu.edu.vn

The education process: Received B.S. degree and M.S. degree from Le Quy Don Technical University. Ph.D. degree in Electronic Engineering from The University of Electro-Communications, Tokyo, Japan in 2012.

Research today: Hardware security, Embedded system design for Internet of Things (IoT); Digital VLSI/ASIC design and FPGA-based system hardware design.

MSc. Thai Ha Tran

Workplace: Le Quy Don Technical University.
Email: hathaitran@lqdtu.edu.vn

The education process: received B.S. degree and M.Sc. degree from Faculty of Radio & Electronic Engineering, Le Quy Don Technical University.

Research today: Micro-electronics and hardware security; Digital Signal processing

MSc. Ngoc Tuan Do

Workplace: Le Quy Don Technical University.
Email: ngoctuansqtt@gmail.com

The education process: Received B.S. degree from Telecommunications University and M.S. degree from Le QuyDon Technical University.

Research today: Hardware security and embedded system.

PhD. Hai Duong Nguyen

Workplace: Le Quy Don Technical University
Email: mta.haiduongnguyen@gmail.com

The education process: B.S. degree, M.S. degree from Le Quy Don Technical University, and Ph.D. degree from Bauman Moscow State Technical University, Russia.

Research today: Embedded system, hardware security and parallel system.